PROCEDURE FOR THE TESTING AND COMMISSIONING OF GRID-CONNECTED PHOTOVOLTAIC SYSTEMS IN MALAYSIA

INVERTER SITE TESTS - PV PLANTS CONNECTED AT MEDIUM VOLTAGE



SUSTAINABLE ENERGY DEVELOPMENT AUTHORITY (SEDA) MALAYSIA

2014

TABLE OF CONTENTS

1.	INVERTER SITE TESTS	
1.1	POWER FACTOR TEST	4
1.2	HARMONICS TEST	5
1.3	VOLTAGE FLUCTUATION TEST	6
1.4	FLICKER TEST	7
1.5	DC CURRENT INJECTION TEST	8
1.6	ANTI-ISLANDING TEST	9
1.7	STEADY STATE VOLTAGE MEASUREMENT OF MEDIUM VOLTAGE	10

1. INVERTER SITE TESTS

The inverter site tests are only meant for PV plants connected at medium voltage, which would normally be greater than 425 kWp in capacity.

The inverter site tests shall be conducted by the Competent Party recognised by SEDA Malaysia as stated at the end of the checklist whilst adhering to the provisions of all relevant laws and regulations.

The completed report for inverter site tests result must be submitted directly to SEDA Malaysia by the Competent Party.

The objective of carrying out the Inverter Site Tests is to assess the impact of the inverter output on the Grid. This will ascertain their suitability for use in Malaysia as well as confirm that the inverters meet the output parameters as claimed by the manufacturers. The tests must be carried out during the period prescribed for each test. During this period, inverter output must vary at least between 10% to 50% of rated output.

The Inverter Site Tests are as follows:

- 1. Power Factor Test
- 2. Harmonics Test
- 3. Voltage Fluctuation Test
- 4. Flicker Test
- 5. DC Current Injection Test
- 6. Anti-islanding Test
- 7. Steady State Voltage Measurement at Medium Voltage

1.1 POWER FACTOR TEST

Date

Designation

		Table	1.1 Power fac	ctor test		
Inverter ID					Date of insp	ection:
Inverter Description					(dd_mmm_y	yyyy)
					l ,	
Test point	Each inv	erter output	terminal (for	central invert	ers)	
Test condition	Common	1 Output poi	nt from group	of inverters (for string inve	rters)
rest condition	• SWI	tch off all ot	ner inverters	(both at input	& output) exc	cept the one
	• The	recording f	or the test sh:	all he done for	at least six (6)) dav light
	hou	irs.				j day light
Acceptable limit	Power F	actor is > 0.8	35 lagging who	en inverter ou	tput is approxi	imately 10 % of
	rated po	wer.				,
	Power F	actor > 0.9 la	agging when i	nverter outpu	t is approxima	tely 50 % of
	rated po	wer.				
	Both the	above conc	litions must b	e tested and n	net	
	Use ap	propriate to	ols to measur	re and record		
Tables and Graphs	Plotted Gra	ph for the e	ntire monitori	ing period mus	st be attached	
	Inverter	output appr	oximately	Inverter output approximately		
No		10 %	Measured		50 %	
	Output	Min pf	pf	Output	Min pf	Measured pf
Inverter 1/Inverter		0.95			0.0	
Group 1		0.85			0.9	
Inverter 2/Inverter		0.85			0.9	
Group 2						
Inverter 3/Inverter		0.85			0.9	
Overall result						
(Please tick \checkmark in the ap	propriate box)	Pass:]	Fail:	
Comments:		/				
Signature						
Name						

(Competent party recognised by SEDA)

1.2 HARMONICS TEST

		Table 1.2 Harmonics test		
Inverter ID				Date of inspection:
Inverter Description				(dd_mmm_yyyy)
Test point	• F • • •	:		· · · · · · · · · · · · · · · · · · ·
Test point	Each	Inverter output terminal (for	central In	verters).
	• Com	mon output point from group	o inverti	ers (for string inverters).
Test condition	• Swite	ch off all other inverters (both	n at input	& output) except the one
	whic	h is under test.		
	The r	ecording for the test shall be	done for	at least six (6) day light
	hour	S.		
Accentable limit				to FO (at wat we are the w
		mum THD Current is less that	n or equal	to 5% at not more than
	■ Indiv	idual Harmonics limited to th	o followin	a at not more than 50%
	rated	inverter output:	le lonowin	g at not more than 50%
	•	Current distortion limits (IFC	61727-20	03 Table 1)
	_	Odd harmonics	01/2/ 20	Distortion limit (%)
		3-9		< 4.0
		11 – 15		< 2.0
		17 – 21		< 1.5
		23 - 33		< 0.6
		Even harmonics		Distortion limit (%)
		2 – 8		< 1.0
		10 - 32		< 0.5
Test duration				
	• Tab	les to show the odd and even	harmonio	s for each phase must be
Tables and Graphs	atta	ched.		
	• Plot	ted THD Graphs for each pha	se must b	e attached
Overall result				
(Please tick ✓ in the	Pass:		Fail:	
appropriate box)				
Comments:				

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.3 VOLTAGE FLUCTUATION TEST

	Table 1.3 Voltage Fluctuation T	est	
Inverter ID			Date of inspection:
Inverter Description			(dd_mmm_yyyy)
Test point	• Each inverter output terminal (for	central invert	ers)
	 Common output point from group 	of inverters (for string inverters)
Test condition	 Central Inverter - Switch off all oth except the one which is under test 	her inverters (t	both at input & output)
	String Inverter - Switch off all other which is under test	er Main Switcl	h Board except the one
	 The test shall be conducted for at 	least two hou	rs at the mid-day (12.00
	noon - 2.00 pm) at one second int	tervals.	
	• Plot of rms voltage against time s	hall be produc	ced for each phase of
	each central inverter or group of s	string inverter	S
Acceptable Limit	Max voltage fluctuation allowed is	s 6% from ma	ximum to minimum of
	the biggest fluctuation during the	test period	
Test duration			
Overall result			
(Please tick ✓ in the	Pass:	Fail:	
appropriate box)			
Comments:			

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.4 FLICKER TEST

Table 1.4 Flicker Test					
Inverter ID				Date of inspec	ction:
Inverter Description				(dd_mmm_yy	уу)
Test point	LV Point o	LV Point of common coupling (PCC) or LV side of step-up transformer			
Test condition	Monito	r the Short [·]	Time Flicker (P	st) for 10 min	
	 Monito 	r the Long T	ime Flicker (Pl	t) for 2 hours	
	The PQ	Analyser sh	ould be set to	flicker mode to re	ecord the data
Acceptable Limit	Should no	t exceed the	e limits defined	d by the maximu	m borderline irritation
	limits as b	elow:			
	• Ps	t < 1.0			
	• Pli	t < 0.8			
Test point location	Time	Phase	Fli	icker	Remarks
	period	details	Limit	Measured	
	Det	L1	< 1.0		
	PSt	L2	< 1.0		
		L3	< 1.0		-
	Plt	12	< 0.8		
	110	L2 L3	< 0.8		
Test duration			I	I	
Overall result					
(Please tick ✓ in the	Pass:			Fail:	
appropriate box)					
Comments:					

Remark: If Flicker Test failed, to check Grid connection that may lead to flickering problems

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.5 DC CURRENT INJECTION TEST

		Tal	ole 1.5 DC Curre	ent Injection Tes	t		
Inverter ID				Date of inspec	Date of inspection:		
Inverter Description					(dd_mmm_yy	(dd_mmm_yyyy)	
Test poi	nt	 Each inverter output terminal (for central inverters) Common output point from group of inverters (for string inverters) 					
Test cor	ndition	 Switch off all other inverters (both at input & output) except the one which is under test. The maximum output of inverter shall be at 50% of rated output 					
Accepta	ble limit	 DC cu each 	irrent is less tha phase	in 1% of the rate	ed output current f	from inverter for	
	Se	t the curre	ent clamp to dc	mode and recor	d the data	T	
No.	Description		Measure	d current injecti	on	Remarks	
		L1	L2	L3	Pass/Fail		
1	Inverter 1 / Inverter Group 1						
2	Inverter 2 / Inverter Group 2						
3	Inverter 3 /Inverter Group 3						
Test dur	ration						
Overall result (Please tick ✓ in the appropriation)		iate Pa	ass:		Fail:		
Comme	nts:						
Signatur	e						

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.6 ANTI-ISLANDING TEST

Name

		Table 1.6 Anti-islan	ding test						
Inverter ID			D	ate of in	spection:				
Inverter Description			(c	ld_mmm	1_уууу)				
Test p	oint	Each inverter output term	ninal (for central inve	rters)					
		Common output point fro	m group of inverters	(for stri	ng inverters)				
Test c	ondition	• Switch off all other inverters (both at input & output) except the one							
		which is under test.	which is under test.						
		 Switch on the inverter un 	der test and record t	ne recon	nection time.				
Accep	table Limit	Loss of grid supply							
		 Maximum disconnect 	tion time is 0.6 s						
		• Reconnection with grid su	pply restored						
		• Minimum 300 s (5 m	inutes) for MV						
		• Minimum 120 s (2 m	inutes) for LV						
		If the inverter cannot meet	et the reconnection t	ime requ	uirement, a timer				
		relay must be included							
No.	Description	Disconnection time	Reconnection ti	me	Remarks				
1	Inverter 1								
2	Inverter 2								
Overa	ll result								
(Pleas	e tick ✓ in the	Pass:		Fail	:				
appro	priate box)								
Comm	ients:								
Signat	ture								
Jigila									

Date	
Designation	(Competent party recognised by SEDA)

1.7 STEADY STATE VOLTAGE MEASUREMENT OF MEDIUM VOLTAGE

Table 1.7 Steady state voltage measurement of Medium Voltage		
Inverter ID		Date of inspection:
Inverter Description		(dd_mmm_yyyy)
Test point		
lest condition	 The test shall be conducted for a minimum of six day light hours at one minute intervals 	
	Max voltage fluctuation allowed	is $\pm 50\%$ of nominal
	• Max voltage nuctuation allowed	
Test duration		
Overall result		
(Please tick ✓ in the	Pass:	Fail:
appropriate box)		
Comments:		
Signature		
Name		
Date		
Designation	(Competent party recognised by SEDA)	

END OF DOCUMENT