PROCEDURE FOR THE TESTING AND COMMISSIONING OF GRID-CONNECTED PHOTOVOLTAIC SYSTEMS IN MALAYSIA

INVERTER SITE TESTS - PV PLANTS CONNECTED AT MEDIUM VOLTAGE



SUSTAINABLE ENERGY DEVELOPMENT AUTHORITY (SEDA) MALAYSIA

2014

TABLE OF CONTENTS

1.	INVERTER SITE TESTS	
1.1	POWER FACTOR TEST	
1.2	HARMONICS TEST	5
1.3	VOLTAGE FLUCTUATION TEST	6
1.4	FLICKER TEST	7
1.5	DC CURRENT INJECTION TEST	8
1.6	ANTI-ISLANDING TEST	9
1.7	STEADY STATE VOLTAGE MEASUREMENT OF MEDIUM VOLTAGE	

1. INVERTER SITE TESTS

The inverter site tests are only meant for PV plants connected at medium voltage, which would normally be greater than 425 kWp in capacity.

The inverter site tests shall be conducted by the Competent Party recognised by SEDA Malaysia as stated at the end of the checklist whilst adhering to the provisions of all relevant laws and regulations.

The completed report for inverter site tests result must be submitted directly to SEDA Malaysia by the Competent Party.

The objective of carrying out the Inverter Site Tests is to assess the impact of the inverter output on the Grid. This will ascertain their suitability for use in Malaysia as well as confirm that the inverters meet the output parameters as claimed by the manufacturers. The tests must be carried out during the period prescribed for each test. During this period, inverter output must vary at least between 10% to 50% of rated output.

The Inverter Site Tests are as follows:

- 1. Power Factor Test
- 2. Harmonics Test
- 3. Voltage Fluctuation Test
- 4. Flicker Test
- 5. DC Current Injection Test
- 6. Anti-islanding Test
- 7. Steady State Voltage Measurement at Medium Voltage

1.1 POWER FACTOR TEST

Table 1.1 Power factor test							
Inverter ID					Date of insp	ection:	
Inverter Description					(dd_mmm_y	/yyy)	
Test point	Each inv	Each inverter output terminal (for central inverters)					
		•	-	of inverters (-	rters)	
Test condition				(both at input	-		
		ich is under		(,		
	• The	e recording f	or the test sha	all be done for	at least six (6)) day light	
	hou	-					
Acceptable limit			35 lagging who	en inverter ou	tput is approxi	mately 10 % of	
	rated po						
	 Power F rated pc 		agging when i	nverter outpu	t is approxima	tely 50 % of	
			litions must b	e tested and n	net		
			ols to measur				
Tables and Graphs	Plotted Gra	Plotted Graph for the entire monitoring period must be attached					
	Inverter	output appr	oximately				
No	10 %			50 %			
	Output	Min pf	Measured pf	Output	Min pf	Measured pf	
Inverter 1/Inverter Group 1		0.85			0.9		
Inverter 2/Inverter Group 2		0.85			0.9		
Inverter 3/Inverter Group 3		0.85			0.9		
Overall result				1			
(Please tick ✓ in the app	propriate box)	Pass:	J	Fail:		
Comments:							
Signature							

Name	
Date	
Designation	(Competent party recognised by SEDA)

1.2 HARMONICS TEST

		Table 1.2 Harmonics test			
Inverter ID			Date of inspection:		
Inverter Description			(dd_mmm_yyyy)		
Test point		inverter output terminal (fo non output point from grou	or central inverters). Ip of inverters (for string inverters		
Test condition	whick	ch off all other inverters (both at input & output) except the one h is under test. recording for the test shall be done for at least six (6) day light s.			
Acceptable limit	50% i • Indivi rated	ximum THD Current is less than or equal to 5% at not more than 6 rated inverter output. vidual Harmonics limited to the following at not more than 50% ed inverter output: Current distortion limits (IEC 61727-2003 Table 1)			
		Odd harmonics	Distortion limit (%)		
		3 – 9	< 4.0		
		11 – 15	< 2.0		
		17 – 21	< 1.5		
		23 – 33	< 0.6		
		Even harmonics	Distortion limit (%)		
		2 – 8	< 1.0		
		10-32	< 0.5		
Test duration					
Tables and Graphs • Tables to show the odd and even harmonics for each phase must attached. • Plotted THD Graphs for each phase must be attached					
Overall result (Please tick ✓ in the appropriate box)	Pass:		Fail:		

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.3 VOLTAGE FLUCTUATION TEST

Table 1.3 Voltage Fluctuation Test							
Inverter ID			Date of inspection:				
Inverter Description			(dd_mmm_yyyy)				
Test point	• Each inverter output terminal (for						
	 Common output point from group 		_				
Test condition	• Central Inverter - Switch off all other inverters (both at input & output) except the one which is under test						
	 String Inverter - Switch off all other which is under test 		h Board except the one				
	 The test shall be conducted for at 	least two hou	rs at the mid-day (12.00				
	noon – 2.00 pm) at one second int						
	• Plot of rms voltage against time s		ced for each phase of				
	each central inverter or group of s	string inverter	S				
Acceptable Limit	Max voltage fluctuation allowed is	s 6% from ma	ximum to minimum of				
	the biggest fluctuation during the	test period					
Test duration							
Overall result							
(Please tick ✓ in the	Pass:	Fail:					
appropriate box)							
Comments:							

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.4 FLICKER TEST

Table 1.4 Flicker Test					
Inverter ID				Date of inspec	ction:
Inverter Description				(dd_mmm_yy	уу)
Test point	LV Point o	f common c	oupling (PCC) o	or LV side of step	-up transformer
Test condition	Monito	r the Short [·]	Time Flicker (P	st) for 10 min	
		-	ime Flicker (Pl		
				flicker mode to re	
Acceptable Limit			e limits defined	d by the maximu	m borderline irritation
	limits as b				
		t < 1.0			
		t < 0.8			
Test point location	Time	Phase		icker	Remarks
	period	details	Limit	Measured	
	Det	L1	< 1.0		
	Pst	L2 L3	< 1.0 < 1.0		
		L3 L1	< 0.8		-
	Plt	L1 L2	< 0.8		
	110	L2 L3	< 0.8		
Test duration			I	I	
Overall result					
(Please tick ✓ in the	Pass:			Fail:	
appropriate box)					
Comments:					

Remark: If Flicker Test failed, to check Grid connection that may lead to flickering problems

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.5 DC CURRENT INJECTION TEST

Table 1.5 DC Current Injection Test							
Inverter ID				Date of inspec	Date of inspection:		
Inverter Description					(dd_mmm_yy	(dd_mmm_yyyy)	
Test poi	nt						
Test cor	ndition	 Switch off all other inverters (both at input & output) except the one which is under test. The maximum output of inverter shall be at 50% of rated output. 					
Accepta	ble limit	 DC cu each 	ırrent is less tha phase	n 1% of the rate	ed output current f		
	1	t the curre		mode and recor		T	
No.	Description			d current injecti		Remarks	
		L1	L2	L3	Pass/Fail		
1	Inverter 1 / Inverter Group 1						
2	Inverter 2 / Inverter Group 2						
3	Inverter 3 /Inverter Group 3						
Test dur	ration						
Overall (Please box)	result tick ✓ in the appropr	iate Pa	ass:		Fail:		
Comments:							
Signatur	Signature						

Signature	
Name	
Date	
Designation	(Competent party recognised by SEDA)

1.6 ANTI-ISLANDING TEST

Name

Table 1.6 Anti-islanding test										
Inverter ID			Date							
Inverter Description			(dd		ld_mmm_yyyy)					
Test p	oint	Each inverter output term	•							
			Common output point from group of inverters (for string inverters)							
Test c	ondition	• Switch off all other inverters (both at input & output) except the one								
		which is under test.								
			 Switch off the inverter under test and record the disconnection time. Switch on the inverter under test and record the reconnection time. 							
Accep	table Limit	Loss of grid supply								
		 Maximum disconnect 	tion time is 0.6 s							
		• Reconnection with grid su	pply restored							
		• Minimum 300 s (5 m	inutes) for MV							
		• Minimum 120 s (2 m	inutes) for LV							
		• If the inverter cannot meet the reconnection time requirement, a timer								
		relay must be included								
No.	Description	Disconnection time	Reconnection ti	me	Remarks					
1	Inverter 1									
2	Inverter 2									
	ll result									
•	e tick ✓ in the	Pass:		Fail	:					
	priate box)									
Comm	ients:									
Signat	ture									
Jigila										

Date	
Designation	(Competent party recognised by SEDA)

1.7 STEADY STATE VOLTAGE MEASUREMENT OF MEDIUM VOLTAGE

Table 1.7 Steady state voltage measurement of Medium Voltage			
Inverter ID		Date of inspection:	
Inverter Description		(dd_mmm_yyyy)	
Test point			
Test condition	• The test shall be conducted for a minimum of six day light hours at one minute intervals.		
	• Max voltage fluctuation allowed is $\pm 5\%$ of nominal		
	• Max voltage nuctuation allowed		
Test duration			
Overall result			
(Please tick ✓ in the	Pass:	Fail:	
appropriate box)			
Comments:			
Signature			
Name			
Date			
Designation (Competent party recognised by SEDA)		nised by SEDA)	

END OF DOCUMENT